Sr. RF Silicon CAD Engineer, ASIC
DESCRIPTION
Project Kuiper is an initiative to launch a constellation of Low Earth Orbit satellites that will provide low-latency, high-speed broadband connectivity to unserved and underserved communities around the world.
Come work at Amazon!
The Role:
As Senior RF Silicon CAD engineer you will be responsible for installing and maintaining the RFIC design environment for the Kuiper Silicon Team. This is an opportunity to define the CAD environment and design flow for upcoming new projects. You’ll advise on tools selection, and interface with various EDA tools vendors and foundries to run the EDA tools, setup PDKs, and install IPs to enable efficient development of custom silicon. You will also be responsible for maintaining the silicon data management tools used to setup tools versions, PDK, and design collateral for each individual chip project. Another key aspect to the role is to interact with the various silicon development teams to establish the right pace and priority for tools upgrades and trouble ticket resolution. In this role you will be following up with the vendors of the status of bug fixes and releases, install them on our server and have it spot tested before release to Engineering.
In this role you will:
Work with our in-house IC design teams and corporate IT to develop, maintain and support a company-wide electronic design automation (EDA) and compute system infrastructure, focused on the RFIC team.
Work closely with semiconductor foundries on installation, maintenance and development of Process Design Kits (PDKs).
Work closely with the EDA tool vendors (Cadence, Mentor, Synopsys, etc.) to improve design methodology and design flow, and resolve tool bugs.
Download, install, and maintain analog/RF front/back IP from IP vendors.
Assist with the setup, maintenance and support of configuration management systems (e.g., Percipient, Perforce), for Linux and Windows users.
Work with the EDA vendors on trials of new design tools, perform evaluation and provide training and guidance to the design teams.
Work with IT on planning, installation and configuration of high-performance compute (HPC) clusters. Develop, maintain and support various scripts and tools used by designers to submit jobs to HPC scheduled clusters.
Provide general direct user support and system administration assistance to users, within primarily a Linux computing environment, including assistance with the installation and setup of EDA software tools.
Participate in contract negotiations with EDA tools vendors and analog/RF IP providers.
As skills permit, work embedded with the design teams on the actual chip development and support with layout, DRC, LVS, simulations and/or circuit design tasks.
Export Control Requirement:
Due to applicable export control laws and regulations, candidates must be a U.S. citizen or national, U.S. permanent resident (i.e., current Green Card holder), or lawfully admitted into the U.S. as a refugee or granted asylum.
BASIC QUALIFICATIONS
Bachelor’s degree in Electrical or Computer Engineering or related field, or equivalent experience.
5+ years of experience with silicon development cycle and RFIC design tools in FinFET and/or GAA processes.
Experience with Perl/Python/Tcl/SKILL scripting and working in UNIX environment.
Experience with silicon foundry PDK customization and integration.
PREFERRED QUALIFICATIONS
Master’s degree in Electrical or Computer Engineering or related field, or equivalent experience.
7+ years of experience with silicon development cycle and RFIC design tools in FinFET and/or GAA processes.
Experience with analog, mixed signal or digital IC design engineering experience.
Broad IT and shell scripting knowledge.
Broad knowledge of foundry design kits and skill code expertise.
Proficiency with Linux and Windows computer systems and networks for EDA-CAD and general applications (EDA-CAD systems administration).
Proficiency in writing Linux shell scripts and general programming (e.g., Perl, shell, TCL and/or Python).
Familiarity with compute server grid systems and server load balancing software.
Familiarity with developing and maintaining a silicon design environment comprised of EDA software such as Cadence Virtuoso, Mentor, EMX, and Ansys-HFSS.
Familiarity with digital flow: synthesis, simulation, verification, and regression tools.
Excellent oral and written communications skills.
Amazon is committed to a diverse and inclusive workplace. Amazon is an equal opportunity employer and does not discriminate on the basis of race, national origin, gender, gender identity, sexual orientation, protected veteran status, disability, age, or other legally protected status. For individuals with disabilities who would like to request an accommodation, please visit https://www.amazon.jobs/en/disability/us.
Our compensation reflects the cost of labor across several US geographic markets. The base pay for this position ranges from $143,300/year in our lowest geographic market up to $247,600/year in our highest geographic market. Pay is based on a number of factors including market location and may vary depending on job-related knowledge, skills, and experience. Amazon is a total compensation company. Dependent on the position offered, equity, sign-on payments, and other forms of compensation may be provided as part of a total compensation package, in addition to a full range of medical, financial, and/or other benefits. For more information, please visit https://www.aboutamazon.com/workplace/employee-benefits. This position will remain posted until filled. Applicants should apply via our internal or external career site.